1

3

4

5

6

. 7

8

9

10

11

12

13

14

15

16

17

18

19

20

1

3

AMENDMENTS TO THE CLAIMS

This listing of claims replaces all prior versions, and listings, of claims in the application:

(Currently Amended) A method for executing program instructions comprising the steps 1. 2 of:

> assigning each individual ones of a plurality of program steps a corresponding unique number, the unique numbers indicating a program order of the program steps;

issuing a program step to an execution queue out of the program order;

selecting a specific one of a plurality of locations in the execution queue based upon the unique number of the issued program step, each location having an instruction valid bit and the execution queue having a certain total number of locations, wherein selecting the location in the execution queue enables the issued program step to be maintained in the program order in the execution queue even though the issued program step is issued to the execution queue out of the program order;

determining the value of the instruction valid bit associated with the selected location;

based on the unique number of the issued program step, calculating a value of a status bit for the selected location; and

based upon the determined value of the instruction valid bit and the calculated value of the status bit, determining availability of the selected location such that the issued program step is stored in the selected location if the selected location is available, and issuing an indication that the execution queue is full if the selected location is not available.

- (Currently Amended) The method of claim 1, wherein the unique numbers are 2. 2 monotonically ascending series of integers assigned to the program steps in the same order as the program order in which the program is executed.
- 1 3. (Original) The method of claim 1, wherein the execution queue is one of a load queue 2 and a store queue.

Appln. Serial No. 10/779,503 Amendment Dated November 22, 2005 Reply to Office Action Mailed September 22, 2005

- 1 4. (Previously Presented) The method of claim 1, wherein the program step is issued to the
- 2 execution queue in an order determined by an availability of a selected one of a plurality
- of computation resources, the determined order different than the program order.
- 1 5. -6. (Cancelled)
- 1 7. (Currently Amended) The method of claim 21, wherein the divisor of the modulus
- 2 operation is equal to the queue entry a number of locations in the execution queue.
- 1 8. (Previously Presented) The method of claim 7, further comprising switching the status
- bit of the selected location when the selected location becomes invalid.
- 1 9. (Cancelled)

(Currently Amended) An apparatus for executing program instructions comprising: 1 10. 2 means for assigning each individual ones of a plurality of program steps a 3 corresponding unique number, the unique numbers indicating a program order of the 4 program steps; 5 means for issuing a program step to an execution queue out of [[a]] the program 6 order; means for selecting a specific one of a plurality of locations in the execution 7 8 queue based upon the unique number of the issued program step, each location having an instruction valid bit and the execution queue having a total number of locations, wherein 9 selecting the location in the execution queue enables the issued program step to be 10 maintained in the program order in the execution queue even though the issued program 11 step is issued to the execution queue out of the program order; 12 means for determining the value of the instruction valid bit associated with the 13 selected location; 14 means for calculating a value of a status bit based on the unique number for the 15 16 selected location issued program step; based upon the determined value of the instruction valid bit and the calculated -17 18 value of the status bit, means for determining availability of the selected location in the 19 execution queue based upon the determined value of the instruction valid bit and the 20 calculated value of the status bit; 21 means for storing the issued program step in the selected location if the selected 22 location is available; and 23 means for issuing an indication that the execution queue is full if the selected 24 numbered location is not available. 1 (Cancelled) 11. (Currently Amended) The apparatus of claim 10 wherein the unique numbers are 1 12. 2 monotonically ascending series of integers assigned to the program steps in the same 3 order as the program order in which the program is executed.

1 13. (Original) The apparatus of claim 10, wherein the execution queue is one of a load queue 2 and a store queue. 1 14. (Previously Presented) The apparatus of claim 10, wherein the execution queue is 2 selected out of a plurality of execution queues based on the type of the issued program step, and the program step is issued to the execution queue in an order determined by an 3 availability of a selected one of a plurality of computation resources, the determined 4 order different than the program order. 5 15. - 16. (Cancelled) 1 1 17. (Currently Amended) The apparatus of claim 28, wherein the divisor of the modulus 2 operation is equal to a the queue entry number of locations in the execution queue. 1 18. (Previously Presented) The apparatus of claim 17, wherein the status bit of the selected . 2 location is switched when said location becomes invalid. 1 19. (Cancelled) (Previously Presented) The method of claim 1, further comprising: 1 20. 2 performing a numeric operation on the unique number of the issued program step 3 to calculate a queue entry number that selects the specific one of the plurality of locations in the execution queue. 4 (Previously Presented) The method of claim 20, wherein performing the numeric 1 21: 2 operation comprises performing a modulus operation on the unique number to calculate 3 the queue entry number that selects the specific one of the plurality of locations in the 4 execution queue.

1

2

28.

22. (Previously Presented) The method of claim 21, wherein performing the modulus 1 2 operation also produces the value of the status bit. 23. (Previously Presented) The method of claim 20, wherein performing the numeric 1 2 operation also produces the value of the status bit. (Previously Presented) The method of claim 20, wherein each location of the execution 24. 1 queue further is associated with a respective stored status bit, and wherein determining 2 availability of the selected location is based on the determined value of the instruction 3 valid bit and on comparing the calculated value of the status bit with the stored status bit 4 associated with the selected location. 5 (Previously Presented) The method of claim 24, wherein the selected location is 1 25. 2 determined to be unavailable in response to determining that the stored status bit associated with the selected location does not match the calculated status bit. 3 (Previously Presented) The method of claim 25, further comprising changing a state of 26. . 1 2 the stored status bit of each of the plurality of locations of the execution queue in 3 response to completion of all program steps stored in the plurality of locations. (Previously Presented) The apparatus of claim 10, further comprising means for 1 27. 2 performing a modulus operation on the unique number of the issued program step to 3 calculate a queue entry number that selects the specific one of the plurality of locations in 4 the execution queue. (Previously Presented) The apparatus of claim 27, wherein performing the modulus

operation also produces the value of the status bit.

1	29.	(Currently Amended) The apparatus of claim 28, wherein each location of the execution
2		queue further is associated with a respective stored status bit, and wherein determining
3		availability of the selected location is determined based on the determined value of the
4		instruction valid bit and on comparing the calculated value of the status bit with the
5		stored status bit associated with the selected location.
1	30.	(Previously Presented) The apparatus of claim 29, further comprising means for
2	20.	changing a state of the stored status bit of each of the plurality of locations of the
3		execution queue in response to completion of all program steps stored in the plurality of
. 4		locations.
•		
1	31.	(Previously Presented) An apparatus for executing program instructions comprising:
2		a first queue to store program steps in a program order, the program steps
3		assigned respective program numbers that correspond to the program order;
4		an execution queue having a plurality of locations,
5		the first queue to transfer at least some of the program steps to the execution
6		queue out of the program order,
7		the locations of the execution queue to store respective program steps based on
8		queue entry numbers calculated from numeric operations on the program numbers of
9		respective program steps,
10		each location of the execution queue associated with an instruction valid bit for
11		indicating whether the respective location is available, each location of the execution
12		queue further associated with a stored status bit, the first queue to further determine
13		whether a particular location of the execution queue is available by:
14		calculating a status bit based on the program number of the respective
15		program step; and
16		comparing the calculated status bit with the stored status bit to determine
17		whether the particular location is available.